S.E. ETRX sem III CBGS Novis 25/11/13 Sub- Electronics Dertes.

Con. 7851-13.

Ash5-D:\Data-35

GX-12037

(3 Hours)

[ Total Marks: 80

- N.B.:(1) Question No. 1 is compulsory and solve any three questions from remaining questions.
  - (2) Assume suitable data if necessary.
  - (3) Draw neat and clean figures.

## Given Data :-

q=1.6 x 10<sup>-19</sup> C  
k=1.38 x 10<sup>-23</sup> J/K  

$$\eta i = 1.5 \times 10^{10} \text{ cm}^{-3}$$
  
 $\epsilon_{si} = 11.7 \times 8.854 \times 10^{-14}$ 

- 1. (a) Justify that the space charge width increase with reverse biased voltage in a p-n 5 junction diode.
  - (b) Sketch low frequency capacitance versus gate voltage of a MOS capacitor with 5 n-type substrate show individual capacitance components.
  - (c) Sketch the IV characteristics of a PN junction solar cell. 5
  - (d) Describe construction and V-I characteristics of IGBT. 5
- 2. (a) Derive equation of built in potential Vbi for a p-n junction under Zero bias and hence calculate Vbi at T = 300 k for Nd =  $10^{15} \text{ cm}^{-3}$  and Na =  $10^{15} \text{ cm}^{-3}$ .
  - (b) What is primary advantage of HBT over BJT? Draw and explain schematic cross section of an npn HBT structure with its energy band diagram when HBT is operated under active mode?
- 3. (a) Explain construction and V-I characteristics of Tunnel diode. 10
  - (b) Explain construction, working and characteristic of N-channel JFET, explain 16 frequency limitation factors.

## **TURN OVER**

ı

Ash5-D:\Data-36

Con. 7851-GX-12037-13.

2

4. (a) Draw band diagrams for accumulation, depletion and inversion regions for MOS capacitor.

> Calculate threshold voltage for a polysilicon gate n-channel MOS transistor with substrate at Zero potential with the following parameters :-

Substrate doping density NA = 1016 cm<sup>-3</sup>

Polysilicon gate doping density  $N_D = 2 \times 10^{20} \text{ cm}^{-3}$ 

Gate oxide thickness tox = 500° A

Oxide-interface fixed charge density Nox =  $4 \times 10^{10}$  cm<sup>-2</sup>

(b) Describe the time delay factors in the frequency limitation of the bipolar transistor, calculate the emitter-collector transit time, cut off frequency and the beta cut off frequency of a bipolar transistor, with the following parameters, consider a silicon npn transistor at T = 300 K with a low frequency common emitter current gain of  $\beta = 100$ . Assume the following parameters:

IE = 50μA, 
$$C_{je}$$
 = 0.40 PF,  $C\mu$  = 0.05 PF  
 $X_B$  = 0.5 μm,  $D_n$  = 25 cm<sup>2</sup>/s,  $X_{de}$  = 2.4 μm  
 $r_C$  = 20Ω,  $C_S$  = 0.1 ρF

5. (a) Describe construction, working and characteristic of :-

10

- (i) Photodiode and
- (ii) Avalanche Photodiode.
- (b) Discuss the device structure and principle of operation of MESFET. Derive the 10 equation for current-voltage characteristics for MESFET. Describe the various regions of operation on V-I characteristics.
  - 10

- 6. Explain construction, working and characteristics of SCR. (a)
  - Explain the need of Hetero junction, explain the terms straddling, staggered and (b) 10

broken gap in relation to hetero junction. Explain the quantization of energy of an electron in a potential well in hetero junction. Explain this concept with respect to the ideal energy band diagram of an nN Ga As-Al Ga As hetero junction

in thermal equilibrium.

muADDA.com

muADDA.com