EE 6 SEM BASIC VLSI DESIGN JUN 2015

Write a short notes on any three of the following:—

(c) CMOS Latch up and it's prevention.

(d) Resistance and capacitance estimation.

(a) Sense amplifier

(b) Array multiplier (4 × 4)

QP Code: **5043**

(3 Hours)

20

a2zSubjects.com

[Total Marks: 80

a2zSubjects.com N.B. (1) Question No. 1 is compulsory. (2) Solve any three questions from remaining questions. (3) Assume suitable data if necessary. 1. Solve any four of the following:— (a) Explain the effect on drain current due to channel length modulation and velocity 5 saturation. (b) Implement using CMOS inverters. 5 a2zSubjects.com $F = \overline{A \cdot B} + C$ (c) Draw voltage transfer characteristic for CMOS inverter and explain all regions. 5 (d) Give the read and write stability criteria for 6T RAM if the pull up transistors and 5 replaced by resistors. (e) Explain low power design considerations. 5 2. (a) Compare pass transistor logic, NMOS logic and CMOS logic. 10 (b) For equal rise and tall delay five assume $\mu_n = 2 \mu_p \, drew$ an inverter equivalent circuit of 10 3 i/p NAND and 2 i/p XOR. (a) Compare constant voltage and constant field scaling with their merits and demerits. 10 (b) Write short note on clock generation, stabilization and distribution. 10 4. (a) Explain concept of carry look aboad adder with equation and how does it achieve better 10 speed compared to ripple carry Adder. (b) Consider a CMOS inverter with following parameters 10 Nmos V to, n = 0.6 V $\mu_n \text{ Cox} = 60 \mu\text{A} / \text{V}^2$ and $\left(\frac{\text{W}}{\text{L}}\right)_n = 8$ p mos V to, p = -0.7 V μ_n Cox = 25 μ A / V² and $\left(\frac{W}{L}\right)_p = 12$ Calculate the noise margin and switching threshold (V_{Th}) of this circuit, $V_{DD} = 3V$ 5. (a) Implement 4: 1 multiplexer using pass transistor logic. 10 (b) Explain concept of charge sharing and charge leakage. 10